View EPM3128A_3141484.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

altera corporation 1 max 3000a programmable logic device family june 2006, ver. 3.5 data sheet ds-max3000a-3.5 features... high?performance, low?cost cmos eeprom?based programmable logic devices (plds) built on a max ? architecture (see table 1 ) 3.3-v in-system programmability (isp) through the built?in ieee std. 1149.1 joint test action group (jtag) interface with advanced pin-locking capability ? isp circuitry complian t with ieee std. 1532 built?in boundary-scan test (b st) circuitry compliant with ieee std. 1149.1-1990 enhanced isp features: ? enhanced isp algorithm for faster programming ? isp_done bit to ensure complete programming ? pull-up resistor on i/o pins during in?system programming high?density plds ranging from 600 to 10,000 usable gates 4.5?ns pin?to?pin logic delays wi th counter frequencies of up to 227.3 mhz multivolt tm i/o interface enabling the device core to run at 3.3 v, while i/o pins are compatible wi th 5.0?v, 3.3?v, and 2.5?v logic levels pin counts ranging from 44 to 256 in a variety of thin quad flat pack (tqfp), plastic quad flat pack (p qfp), plastic j?lead chip carrier (plcc), and fineline bga tm packages hot?socketing support programmable interconnect array (p ia) continuous routing structure for fast, predictable performance industrial temperature range table 1. max 3000a device features feature epm3032a epm3064a EPM3128A epm3256a epm3512a usable gates 600 1,250 2,500 5,000 10,000 macrocells 32 64 128 256 512 logic array blocks 2 4 8 16 32 maximum user i/o pins 34 66 98 161 208 t pd (ns) 4.5 4.5 5.0 7.5 7.5 t su (ns) 2.9 2.8 3.3 5.2 5.6 t co1 (ns) 3.0 3.1 3.4 4.8 4.7 f cnt (mhz) 227.3 222.2 192.3 126.6 116.3
2 altera corporation max 3000a programmable logic device family data sheet ...and more features pci compatible bus?friendly architecture including programmable slew?rate control open?drain output option programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls programmable power?saving mode for a power reduction of over 50 % in each macrocell configurable expander product?te rm distribution, allowing up to 32 product terms per macrocell programmable security bit for pr otection of proprietary designs enhanced architectural features, including: ? 6 or 10 pin? or logic?dr iven output enable signals ? two global clock signals with optional inversion ? enhanced interconnect resources for improved routability ? programmable output slew?rate control software design support and autom atic place?and?route provided by altera?s development system s for windows?based pcs and sun sparcstations, and hp 9000 series 700/800 workstations additional design entry and simulation support provided by edif 2 0 0 and 3 0 0 netlist files, librar y of parameterized modules (lpm), verilog hdl, vhdl, and other inte rfaces to popular eda tools from third?party manufacturers such as cadence, exemplar logic, mentor graphics, orcad, synopsys, synplicity, and veribest programming support with the al tera master programming unit (mpu), masterblaster tm communications cable, byteblastermv tm parallel port download cable, bitblaster tm serial download cable as well as programming hardware fr om third?party manufacturers and any in?circuit tester that supports jam tm standard test and programming language (stapl) files ( .jam ), jam stapl byte-code files ( .jbc ), or serial vector format files ( .svf ) general description max 3000a devices are low?cost, high?performance devices based on the altera max architecture. fabricated with advanced cmos technology, the eeprom?based max 3000a devi ces operate with a 3.3-v supply voltage and provide 600 to 10,000 usable gates, isp, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 mhz. max 3000a devices in the ?4, ?5, ?6, ?7, and ?10 speed gr ades are compatible with the timing requirements of the pci specia l interest group (pci sig) pci local bus specification, revision 2.2 . see table 2 .
altera corporation 3 max 3000a programmable logic device family data sheet the max 3000a architecture supports 100 % transistor-to-transistor logic (ttl) emulation and high?density small-scale integration (ssi), medium-scale integration (msi), and large-scale integration (lsi) logic functions. the max 3000a ar chitecture easily integrates multiple devices ranging from pals, gals, and 22v 10s to mach and plsi devices. max 3000a devices are available in a wide range of packages, including plcc, pqfp, and tqfp packages. see table 3 . note: (1) when the ieee std. 1149.1 (jtag) inte rface is used for in?system programming or boundary?scan testing, four i/o pins become jtag pins. max 3000a devices use cmos ee prom cells to implement logic functions. the user?con figurable max 3000a arch itecture accommodates a variety of independent combinatorial and sequential logic functions. the devices can be reprogrammed fo r quick and effici ent iterations during design development and debugging cycles, and can be programmed and erased up to 100 times. table 2. max 3000a speed grades device speed grade ?4 ?5 ?6 ?7 ?10 epm3032a vvv epm3064a vvv EPM3128A vvv epm3256a vv epm3512a vv table 3. max 3000a maximum user i/o pins note (1) device 44?pin plcc 44?pin tqfp 100?pin tqfp 144?pin tqfp 208?pin pqfp 256-pin fineline bga epm3032a 34 34 epm3064a 34 34 66 EPM3128A 80 96 98 epm3256a 116 158 161 epm3512a 172 208
4 altera corporation max 3000a programmable logic device family data sheet max 3000a devices contain 32 to 512 macrocells, combined into groups of 16 macrocells called logic array blocks (labs). each macrocell has a programmable? and /fixed? or array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. to build complex logic functions, each macrocell can be supplemented with shareable expa nder and high?speed parallel expander product terms to provide up to 32 product terms per macrocell. max 3000a devices provide programmable speed/power optimization. speed?critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. this speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50 % or lower power while adding only a nominal timing delay. max 3000a devi ces also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non?speed?critical signals are sw itching. the output drivers of all max 3000a devices can be set for 2.5 v or 3.3 v, and all input pins are 2.5?v, 3.3?v, and 5.0-v tolerant, allo wing max 3000a devices to be used in mixed?voltage systems. max 3000a devices are supported by altera development systems, which are integrated packages that offer schematic, text?including vhdl, verilog hdl, and the altera hardware description language (ahdl)?and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. the software provides edif 2 0 0 and 3 0 0, lpm, vhdl, verilog hdl, and other interfaces for additional design en try and simulation support from other industry?standard pc? and unix?workstation?based eda tools. the software runs on windows?based pcs, as well as sun sparcstation, and hp 9000 series 700/800 workstations. f for more information on development tools, see the max+plus ii programmable logic development system & software data sheet and the quartus programmable logic develo pment system & so ftware data sheet . functional description the max 3000a architecture incl udes the following elements: logic array blocks (labs) macrocells expander product terms (shareable and parallel) programmable interco nnect array (pia) i/o control blocks the max 3000a architecture includes four dedicated inputs that can be used as general?purpose inputs or as high?speed, global control signals (clock, clear, and two output enable signals) for each macrocell and i/o pin. figure 1 shows the architecture of max 3000a devices.
altera corporation 5 max 3000a programmable logic device family data sheet figure 1. max 3000a device block diagram note: (1) epm3032a, epm3064a, EPM3128A, and epm3256a devices have six output enables. epm3512a devices have 10 output enables. logic array blocks the max 3000a device architecture is based on the linking of high?performance labs. labs consist of 16?macro cell arrays, as shown in figure 1 . multiple labs are linked together via the pia, a global bus that is fed by all dedicated inpu t pins, i/o pins, and macrocells. each lab is fed by the following signals: 36 signals from the pi a that are used for general logic inputs global controls that are used for secondary register functions 6 or 10 6 or 10 input/gclrn 6 or 10 output enables (1) 6 or 10 output enables (1) 16 36 36 16 i/o control block lab c lab d i/o control block 6 or 10 16 36 36 16 i/o control block lab a macrocells 1 to 16 lab b i/o control block 6 or 10 pia input/gclk1 input/oe2/gclk2 input/oe1 2 to 16 i/o 2 to 16 i/o 2 to 16 i/o 2 to 16 i/o 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 2 to 16 macrocells 17 to 32 macrocells 33 to 48 macrocells 49 to 64
6 altera corporation max 3000a programmable logic device family data sheet macrocells max 3000a macrocells can be indivi dually configured for either sequential or combinatorial logic oper ation. macrocells consist of three functional blocks: logic array, product?term select matrix, and programmable register. figure 2 shows a max 3000a macrocell. figure 2. max 3000a macrocell combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. the product?term select matrix allocates these product terms for use as either primary logic inputs (to the or and xor gates) to implement combinator ial functions, or as secondary inputs to the macrocell?s register pr eset, clock, and clock enable control functions. two kinds of expander product terms (?expanders?) are available to supplement macrocell logic resources: shareable expanders, which are inve rted product terms that are fed back into the logic array parallel expanders, which are prod uct terms borrowed from adjacent macrocells the altera development system auto matically optimizes product?term allocation according to the logi c requirements of the design. p r od uct - t e rm s elect m a tri x 36 si g nal s fr o m pi a 16 ex p ander product term s lab local arra y p arallel lo g ic ex p ander s ( from other macrocells ) shared lo g ic ex p ander s clear select global clear global clocks clock/ enable select 2 prn c lr n q ena re g ister b y pas s to i/ o c ontrol bl o c k t o pi a pro g rammable re g iste r vcc d/t
altera corporation 7 max 3000a programmable logic device family data sheet for registered functions, each macr ocell flipflop can be individually programmed to implement d, t, jk, or sr operation with programmable clock control. the flipflop can be by passed for combinatorial operation. during design entry, the designer sp ecifies the desired flipflop type; the altera development system software then selects the most efficient flipflop operation for each register ed function to optimize resource utilization. each programmable register can be clocked in three different modes: global clock signal mode, which ac hieves the fastest clock?to?output performance. global clock signal enabled by an active?high cloc k enable. a clock enable is generated by a product te rm. this mode provides an enable on each flipflop while still ac hieving the fast clock?to?output performance of the global clock. array clock implemented with a pr oduct term. in this mode, the flipflop can be clocked by signals fr om buried macroce lls or i/o pins. two global clock signals are availa ble in max 3000a devices. as shown in figure 1 , these global clock signals can be the true or the complement of either of the two global clock pins, gclk1 or gclk2 . each register also supports asynchronous preset and clear functions. as shown in figure 2 , the product?term select matrix allocates product terms to control these operations. although the product?term ?driven preset and clear from the register are acti ve high, active?low control can be obtained by inverting the signal within th e logic array. in addition, each register clear function can be indi vidually driven by the active?low dedicated global clear pin ( gclrn ). all registers are cleared upon power-up . by default, all registered outputs drive low when the device is powered up. you can set the registered outputs to drive high upon po wer-up through the quartus ? ii software. quartus ii software uses the not ga te push-back method , which uses an additional macrocell to set the output high. to set this in the quartus ii software, go to the assignment editor and set the power-up level assignment for the register to high .
8 altera corporation max 3000a programmable logic device family data sheet expander product terms although most logic func tions can be implemented with the five product terms available in each macrocell, highly complex logic functions require additional produc t terms. another macrocell can be used to supply the required logic resources. however, the max 3000a architecture also offers both shareable and parallel ex pander product te rms (?expanders?) that provide additional product term s directly to any macrocell in the same lab. these expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed. shareable expanders each lab has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (o ne from each macrocell) with inverted outputs that feed back in to the logic array. each shareable expander can be used and shared by any or all macrocells in the lab to build complex logic functions. shareable expanders incur a small delay ( t sexp ). figure 3 shows how shareable expanders can feed multiple macrocells. figure 3. max 3000a shareable expanders shareable expanders can be shared by any or all macrocells in an lab. macrocell product-ter m logic pr oduc t- t erm select matrix macrocell product-ter m logic 36 si g nals fr o m pi a 16 s hare d expander s
altera corporation 9 max 3000a programmable logic device family data sheet parallel expanders parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. parallel expanders allow up to 20 pr oduct terms to directly feed the macrocell or logic, with five product term s provided by the macrocell and 15 parallel expanders provided by neig hboring macrocells in the lab. the altera development system compiler can automatically allocate up to three sets of up to five parallel ex panders to the macrocells that require additional product terms. each set of five parallel expanders incurs a small, incremental timing delay ( t pexp ). for example, if a macrocell requires 14 product terms, the compil er uses the five dedicated product terms within the macrocell and allocate s two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasi ng the total delay by 2 t pexp . two groups of eight macrocells within each lab (e.g., macrocells 1 through 8 and 9 through 16) form tw o chains to lend or borrow parallel expanders. a macrocell borrows parallel expanders from lower? numbered macrocells. for example, macrocell 8 can borrow parallel expanders from macrocell 7, from macr ocells 7 and 6, or from macrocells 7, 6, and 5. within each group of eight, the lowest?numbered macrocell can only lend parallel expanders and the highest?numbered macrocell can only borrow them. figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.
10 altera corporation max 3000a programmable logic device family data sheet figure 4. max 3000a parallel expanders unused product terms in a macrocell can be allocated to a neighboring macrocell. programmable inte rconnect array logic is routed between labs on the pia. this global bus is a programmable path that connects any signal source to any destination on the device. all max 3000a dedicated inputs, i/o pins, and macrocell outputs feed the pia, which makes th e signals availabl e throughout the entire device. only the signals requir ed by each lab are actually routed from the pia into the lab. figure 5 shows how the pia signals are routed into the lab. an eeprom cell controls one input to a two-input and gate, which selects a pia signal to drive into the lab. preset clock clear pr od uct - er s elec t ma tri x preset clock clear p r od uct - t er t t m s elec t m a tri x macrocell product- term logic from previous ma cr o c e l l to next macrocell macrocell product- term logic 36 signals from pia 16 shared expanders
altera corporation 11 max 3000a programmable logic device family data sheet figure 5. max 3000a pia routing while the routing delays of channel? based routing schemes in masked or fpgas are cumulative, variable, and path?dependent, the max 3000a pia has a predictable delay. the pia makes a design?s timing performance easy to predict. i/o control blocks the i/o control block allows each i/o pin to be individually configured for input, output, or bidirectional oper ation. all i/o pins have a tri?state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or v cc . figure 6 shows the i/o control block for max 3000a devices. the i/o control block has 6 or 10 global output enable signals that ar e driven by the true or complement of two output enable sign als, a subset of the i/o pins, or a subset of the i/o macrocells. to lab pia signals
12 altera corporation max 3000a programmable logic device family data sheet figure 6. i/o control block of max 3000a devices note: (1) epm3032a, epm3064a, EPM3128A, and epm3256a devices have six output enables. epm3512a devices have 10 output enables. when the tri?state buffer control is connected to ground, the output is tri-stated (high impedance), and the i/o pin can be used as a dedicated input. when the tri?state buffer control is connected to v cc , the output is enabled. the max 3000a architecture provid es dual i/o feedback, in which macrocell and pin feedbacks are in dependent. when an i/o pin is configured as an input, the associat ed macrocell can be used for buried logic. from macrocell slew-rate control to pia to other i/o pins 6 or 10 global output enable signals (1) pia vcc open-drain output oe select multiplexer gnd
altera corporation 13 max 3000a programmable logic device family data sheet in?system programma- bility max 3000a devices can be programm ed in?system via an industry? standard four?pin ieee std. 1149.1 -1990 (jtag) interface. in-system programmability (isp) offers quick, efficient iterations during design development and debugging cycl es. the max 3000a architecture internally generates the high progra mming voltages required to program its eeprom cells, allowing in?system programming with only a single 3.3?v power supply. during in?syste m programming, the i/o pins are tri?stated and weakly pulled?up to eliminate board conflicts. the pull?up value is nominally 50 k . max 3000a devices have an enha nced isp algorithm for faster programming. these de vices also offer an isp_done bit that ensures safe operation when in?system prog ramming is interrupted. this isp_done bit, which is the last bit programmed, prevents all i/o pins from driving until the bit is programmed. isp simplifies the manufacturing flow by allowing devices to be mounted on a printed circuit board (pcb) with standard pick?and?place equipment before they are progra mmed. max 3000a devices can be programmed by downloading the information via in?circuit testers, embedded processors, the masterblaster communications cabl e, the byteblastermv parallel port download cable, and the bitblaster serial download cable. programming the devices after they are placed on the board eliminates lead damage on high?pin?count packages (e.g., qfp packages) due to device handling. max 3000a devices can be reprogra mmed after a system has already shipped to the field. for example, product upgrades can be performed in the field via software or modem. the jam stapl programming and test language can be used to program max 3000a devices with in?circuit test ers, pcs, or embe dded processors. f for more information on using th e jam stapl programming and test language, see application note 88 (using the jam language for isp & icr via an embedded processor) , application note 122 (usi ng jam stapl for isp & icr via an embedded processor) and an 111 (embedded programming using the 8051 and jam byte-code) . the isp circuitry in max 3000a device s is compliant with the ieee std. 1532 specification. the ieee std. 1532 is a standard developed to allow concurrent isp between multiple pld vendors.
14 altera corporation max 3000a programmable logic device family data sheet programming sequence during in-system progra mming, instructions, addresses, and data are shifted into the max 3000a device through the tdi input pin. data is shifted out through the tdo output pin and compared against the expected data. programming a pattern into the device requires the following six isp stages. a stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6. 1. enter isp . the enter isp stage ensures th at the i/o pins transition smoothly from user mode to isp mode. the enter isp stage requires 1ms. 2. check id . before any program or verify process, the silicon id is checked. the time required to read this silicon id is relatively small compared to the overall programming time. 3. bulk erase . erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms. 4. program . programming the device in-system involves shifting in the address and data and then appl ying the programming pulse to program the eeprom cells. this process is repeated for each eeprom address. 5. verify . verifying an altera device in-system involves shifting in addresses, applying the read pulse to verify the eeprom cells, and shifting out the data for comparis on. this process is repeated for each eeprom address. 6. exit isp . an exit isp stage ensures th at the i/o pins transition smoothly from isp mode to user mo de. the exit isp stage requires 1ms. programming times the time required to implement each of the six programming stages can be broken into the fo llowing two elements: a pulse time to erase, progra m, or read the eeprom cells. a shifting time based on the test clock ( tck ) frequency and the number of tck cycles to shift instructions , address, and data into the device.
altera corporation 15 max 3000a programmable logic device family data sheet by combining the pulse and shift ti mes for each of the programming stages, the program or verify time ca n be derived as a function of the tck frequency, the number of devices, and specific target device(s). because different isp-capable devices have a different number of eeprom cells, both the total fixed and total variable times are unique for a single device. programming a single max 3000a device the time required to program a si ngle max 3000a device in-system can be calculated from the following formula: where: t prog = programming time t ppulse = sum of the fixed times to erase, program, and verify the eeprom cells cycle ptck = number of tck cycles to program a device f tck = tck frequency the isp times for a stand-alone verifi cation of a single max 3000a device can be calculated from the following formula: where: t ver =verify time t vpulse = sum of the fixed times to verify the eeprom cells cycle vtck = number of tck cycles to verify a device t prog t ppulse cycle ptck f tck ------------------------------- - + = t ver t vpulse cycle vtck f tck -------------------------------- + =
16 altera corporation max 3000a programmable logic device family data sheet the programming times described in tables 4 through 6 are associated with the worst-case method using the enhanced isp algorithm. tables 5 and 6 show the in-system programming and stand alone verification times for several common test clock frequencies. table 4. max 3000a t pulse & cycle tck values device programming stand-alone verification t ppulse (s) cycle ptck t vpulse (s) cycle vtck epm3032a 2.00 55,000 0.002 18,000 epm3064a 2.00 105,000 0.002 35,000 EPM3128A 2.00 205,000 0.002 68,000 epm3256a 2.00 447,000 0.002 149,000 epm3512a 2.00 890,000 0.002 297,000 table 5. max 3000a in-system programming t imes for different test clock frequencies device f tck units 10 mhz 5 mhz 2 mhz 1 mhz 500 khz 200 khz 100 khz 50 khz epm3032a 2.01 2.01 2.03 2.06 2.11 2.28 2.55 3.10 s epm3064a 2.01 2.02 2.05 2.11 2.21 2.53 3.05 4.10 s EPM3128A 2.02 2.04 2.10 2.21 2.41 3.03 4.05 6.10 s epm3256a 2.05 2.09 2.23 2.45 2.90 4.24 6.47 10.94 s epm3512a 2.09 2.18 2.45 2.89 3.78 6.45 10.90 19.80 s table 6. max 3000a stand-alone verification ti mes for different test clock frequencies device f tck units 10 mhz 5 mhz 2 mhz 1 mhz 500 khz 200 khz 100 khz 50 khz epm3032a 0.00 0.01 0.01 0.02 0.04 0.09 0.18 0.36 s epm3064a 0.01 0.01 0.02 0.04 0.07 0.18 0.35 0.70 s EPM3128A 0.01 0.02 0.04 0.07 0.14 0.34 0.68 1.36 s epm3256a 0.02 0.03 0.08 0.15 0.30 0.75 1.49 2.98 s epm3512a 0.03 0.06 0.15 0.30 0.60 1.49 2.97 5.94 s
altera corporation 17 max 3000a programmable logic device family data sheet programming with external hardware max 3000a devices can be programmed on windows?based pcs with an altera logic programmer card, mpu, an d the appropriate device adapter. the mpu performs continuity checking to ensure adequate electrical contact between the adapter and the device. f for more information, see the altera programming hardware data sheet . the altera software can use text? or waveform?format test vectors created with the altera text editor or wav eform editor to test the programmed device. for added design verification , designers can perform functional testing to compare the functional de vice behavior with the results of simulation. data i/o, bp microsystems, and other programming hardware manufacturers also provide programmi ng support for altera devices. f for more information, see programming hardwa re manufacturers . ieee std. 1149.1 (jtag) boundary?scan support max 3000a devices include the jtag bst circuitry defined by ieee std. 1149.1?1990. table 7 describes the jtag inst ructions supported by max 3000a devices. the pin-out tabl es found on the altera web site ( http://www.altera.com ) or the altera digital library show the location of the jtag control pins for each device. if the jtag interface is not required, the jtag pins are av ailable as user i/o pins. table 7. max 3000a jtag instructions jtag instruction description sample/preload allows a snapshot of signals at t he device pins to be c aptured and examined during normal device operation, and permits an initia l data pattern output at the device pins extest allows the external circui try and boardlevel interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins bypass places the 1?it bypas s register between the tdi and tdo pins, which allows the bst data to pass synchronously through a select ed device to adjacent devices during normal device operation idcode selects the idcode regist er and places it between the tdi and tdo pins, allowing the idcode to be serially shifted out of tdo usercode selects the 32bit usercode register and places it between the tdi and tdo pins, allowing the usercode value to be shifted out of tdo isp instructions these instructions are used when programming max 3000a devic es via the jtag ports with the masterblaster, byteblastermv, or bitblaster cable, or when using a jam stapl file, jbc file, or svf file via an embedded processor or test equipment
18 altera corporation max 3000a programmable logic device family data sheet the instruction register length of max 3000a devices is 10 bits. the idcode and usercode register length is 32 bits. tables 8 and 9 show the boundary?scan register length and device idcode information for max 3000a devices. notes: (1) the most significant bit (msb) is on the left. (2) the least significant bit (lsb) for all jtag idcodes is 1 . f see application note 39 (ieee 1149.1 (jtag ) boundary?scan test ing in altera devices) for more information on jtag bst. table 8. max 3000a boundary?scan register length device boundary?scan register length epm3032a 96 epm3064a 192 EPM3128A 288 epm3256a 480 epm3512a 624 table 9. 32?bit max 3000a de vice idcode value note (1) device idcode (32 bits) version (4 bits) part number (16 bits) manufacturer?s identity (11 bits) 1 (1 bit) (2) epm3032a 0001 0111 0000 0011 0010 00001101110 1 epm3064a 0001 0111 0000 0110 0100 00001101110 1 EPM3128A 0001 0111 0001 0010 1000 00001101110 1 epm3256a 0001 0111 0010 0101 0110 00001101110 1 epm3512a 0001 0111 0101 0001 0010 00001101110 1
altera corporation 19 max 3000a programmable logic device family data sheet figure 7 shows the timing inform ation for the jtag signals. figure 7. max 3000a jtag waveforms table 10 shows the jtag timing parameters and values for max 3000a devices. table 10. jtag timing parameters & values for max 3000a devices symbol parameter min max unit t jcp tck clock period 100 ns t jch tck clock high time 50 ns t jcl tck clock low time 50 ns t jpsu jtag port setup time 20 ns t jph jtag port hold time 45 ns t jpco jtag port clock to output 25 ns t jpzx jtag port high impedance to valid output 25 ns t jpxz jtag port valid output to high impedance 25 ns t jssu capture register setup time 20 ns t jsh capture register hold time 45 ns t jsco update register clock to output 25 ns t jszx update register high impedance to valid output 25 ns t jsxz update register valid output to high impedance 25 ns tdo tck t jpzx t jpco t jph t jpxz t jcp t jpsu t jcl t jch tdi tms signal to be captured signal to be driven t jszx t jssu t jsh t jsco t jsxz
20 altera corporation max 3000a programmable logic device family data sheet programmable speed/power control max 3000a devices offer a power?savi ng mode that supports low-power operation across user?defined signal paths or the entire device. this feature allows total power dissipation to be reduced by 50 % or more because most logic applications require only a small fraction of all gates to operate at maximum frequency. the designer can program each in dividual macrocell in a max 3000a device for either high?speed or low?power operation. as a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. macrocells that run at low power incur a nominal timing delay adder ( t lpa ) for the t lad , t lac , t ic , t acl , t en , t cppw and t sexp parameters. output configuration max 3000a device outputs can be programmed to meet a variety of system?level requirements. multivolt i/o interface the max 3000a device architecture su pports the multivolt i/o interface feature, which allows max 3000a devices to connect to systems with differing supply voltages. max 3000a de vices in all packages can be set for 2.5?v, 3.3?v, or 5.0?v i/o pin operation. these devices have one set of v cc pins for internal oper ation and input buffers ( vccint ), and another set for i/o output drivers ( vccio ). the vccio pins can be connected to either a 3.3?v or 2.5?v power supply, depending on the output requirements. when the vccio pins are connected to a 2.5?v power supply, the output levels are compatible with 2.5?v systems. when the vccio pins are connected to a 3.3?v power supply, the output high is at 3.3 v an d is therefore compatible with 3.3-v or 5.0?v systems. devices operating with v ccio levels lower than 3.0 v incur a nominally greater timing delay of t od2 instead of t od1 . inputs can always be driven by 2.5?v , 3.3?v, or 5.0?v signals. table 11 summarizes the max 3000a multivolt i/o support. note: (1) when v ccio is 3.3 v, a max 3000a device can drive a 2.5?v device that has 3.3?v tolerant inputs. table 11. max 3000a multivolt i/o support v ccio voltage input signal (v) output signal (v) 2.5 3.3 5.0 2.5 3.3 5.0 2.5 vvvv 3.3 vvvvvv
altera corporation 21 max 3000a programmable logic device family data sheet open?drain output option max 3000a devices provide an opti onal open?drain (equivalent to open-collector) output for each i/o pi n. this open?drain output enables the device to provide system?level control signals (e.g., interrupt and write enable signals) that can be assert ed by any of several devices. it can also provide an additional wired? or plane. open-drain output pins on max 3000a devices (with a pull-up resistor to the 5.0-v supply) can drive 5.0-v cmos input pins that require a high v ih . when the open-drain pin is active, it will drive low. when the pin is inactive, the resistor will pull up the trace to 5.0 v, thereby meeting cmos requirements. the open-drain pin will only drive low or tri-state; it will never drive high. the rise time is de pendent on the valu e of the pull-up resistor and load impedance. the i ol current specification should be considered when selecting a pull-up resistor slew?rate control the output buffer for each max 3000a i/o pin has an adjustable output slew rate that can be configured for low?noise or high?speed performance. a faster slew rate pr ovides high?speed transitions for high-performance systems. however, these fast transitions may introduce noise transients into the system. a slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. when the configuration cell is turned off, the slew rate is set fo r low?noise performance. each i/o pin has an individual eeprom bit that co ntrols the slew rate, allowing designers to specify the slew rate on a pin?by?pin basis. the slew rate control affects both the rising and falling edges of the output signal. design security all max 3000a devices contain a progra mmable security bit that controls access to the data programmed into the device. when this bit is programmed, a design implemented in the device cannot be copied or retrieved. this feature provides a high level of design security because programmed data within eeprom cells is invisible. the security bit that controls this functi on, as well as all other prog rammed data, is reset only when the device is reprogrammed. generic testing max 3000a devices are fully tested. complete testing of each programmable eeprom bit and all in ternal logic elements ensures 100 % programming yield. ac test measurements are taken under conditions equivalent to those shown in figure 8 . test patterns can be used and then erased during early stages of the production flow.
22 altera corporation max 3000a programmable logic device family data sheet figure 8. max 3000a ac test conditions operating conditions tables 12 through 15 provide information on absolute maximum ratings, recommended operating conditions, dc operating conditions, and capacitance for max 3000a devices. v cc to test system c1 (includes jig capacitance) device input rise and fall times < 2 ns device output 703 620 [521 ] [481 ] power supply transients can affect ac measurements. simult aneous transitions of multiple outputs should be avoided for accurate measurement. threshold tests must not be performed under ac conditions. large?amplitude, fast? ground?current transi ents normal ly occur as the device outputs discharge the load capacitances. when th ese transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. numbers in brackets are for 2.5?v outputs. numbers with out brackets are for 3.3?v devices or outputs. table 12. max 3000a device absolute maximum ratings note (1) symbol parameter conditions min max unit v cc supply voltage with respect to ground (2) ?.5 4.6 v v i dc input voltage ?.0 5.75 v i out dc output current, per pin 25 25 ma t stg storage temperature no bias 65 150 ?c t a ambient temperature under bias 65 135 ?c t j junction temperature pqfp and tqfp packages, under bias 135 ?c
altera corporation 23 max 3000a programmable logic device family data sheet table 13. max 3000a device reco mmended operating conditions symbol parameter conditions min max unit v ccint supply voltage for internal logic and input buffers (10) 3.0 3.6 v v ccio supply voltage for output drivers, 3.3? operation 3.0 3.6 v supply voltage for output drivers, 2.5? operation 2.3 2.7 v v ccisp supply voltage during isp 3.0 3.6 v v i input voltage (3) ?.5 5.75 v v o output voltage 0 v ccio v t a ambient temperature commercial range 0 70 c industrial range ?0 85 ?c t j junction temperature commercial range 0 90 c industrial range (11) ?0 105 ?c t r input rise time 40 ns t f input fall time 40 ns table 14. max 3000a device dc operating conditions note (4) symbol parameter conditions min max unit v ih highlevel input voltage 1.7 5.75 v v il lowlevel input voltage ?.5 0.8 v v oh 3.3? high?evel ttl output voltage i oh = ? ma dc, v ccio = 3.00 v (5) 2.4 v 3.3? high?evel cmos output voltage i oh = ?.1 ma dc, v ccio = 3.00 v (5) v ccio ?0.2 v 2.5? high?evel output voltage i oh = ?00 ? dc, v ccio = 2.30 v (5) 2.1 v i oh = ? ma dc, v ccio = 2.30 v (5) 2.0 v i oh = ? ma dc, v ccio = 2.30 v (5) 1.7 v v ol 3.3? low?evel ttl output voltage i ol = 8 ma dc, v ccio = 3.00 v (6) 0.4 v 3.3? low?evel cmos output voltage i ol = 0.1 ma dc, v ccio = 3.00 v (6) 0.2 v 2.5? low?evel output voltage i ol = 100 ? dc, v ccio = 2.30 v (6) 0.2 v i ol = 1 ma dc, v ccio = 2.30 v (6) 0.4 v i ol = 2 ma dc, v ccio = 2.30 v (6) 0.7 v i i input leakage current v i = 0.5 to 5.5 v (7) ?0 10 a i oz tristate output offstate current v i = 0.5 to 5.5 v (7) ?0 10 a r isp value of i/o pin pull?p resistor when programming in?ystem or during power?p v ccio = 2.3 to 3.6 v (8) 20 74 k
24 altera corporation max 3000a programmable logic device family data sheet notes to tables: (1) see the operating requirements for altera devices data sheet . (2) minimum dc input voltage is ?0.5 v. during transitions, the inputs may un dershoot to ?2.0 v or overshoot to 5.75 v for input currents less than 100 ma and periods shor ter than 20 ns. (3) all pins, including dedicated inputs, i/o pins, and jtag pins, may be driven before v ccint and v ccio are powered. (4) these values are specified under the reco mmended operating cond itions, as shown in table 13 on page 23 . (5) the parameter is measured with 50 % of the outputs each sourcing the specified current. the i oh parameter refers to high?level ttl or cmos output current. (6) the parameter is measured with 50 % of the outputs each sinking the specified current. the i ol parameter refers to low?level ttl, pci, or cmos output current. (7) this value is specified during norm al device operation. during power-up, the maximum leakage current is 300 a. (8) this pull?up exists while devices are programmed in ?system and in unprogramme d devices during power?up. (9) capacitance is measured at 25 c and is sample?t ested only. the oe1 pin (high?voltage pin during programming) has a maximum capacitance of 20 pf. (10) the por time for all max 3000a devices does not exceed 100 s. the sufficient v ccint voltage level for por is 3.0 v. the device is fully initialized within the por time after v ccint reaches the sufficient por voltage level. (11) these devices support in-system programming for ?40 to 100 c. for in-system programming support between ?40 and 0 c, contact altera applications. figure 9 shows the typical output driv e characteristics of max 3000a devices. table 15. max 3000a device capacitance note (9) symbol parameter conditions min max unit c in input pin capacitance v in = 0 v, f = 1.0 mhz 8 pf c i/o i/o pin capacitance v out = 0 v, f = 1.0 mhz 8 pf
altera corporation 25 max 3000a programmable logic device family data sheet figure 9. output drive charac teristics of max 3000a devices power sequencing & hot?socketing because max 3000a devices can be used in a mixed?voltage environment, they have been designed specifically to tolerate any possible power?up sequence. the v ccio and v ccint power planes can be powered in any order. signals can be driven into max 3000a devices before and during power-up without damaging the devi ce. in addition, max 3000a devices do not drive out during power-up . once operating conditions are reached, max 3000a devices operat e as specified by the user. v o output voltage (v) 1234 0 0 50 i ol i oh v ccint = 3.3 = 25 c v v cci o = 3.3 v temperature 100 150 typical i output current (ma) o v o output voltage (v) 1234 v ccint = 3.3 v v cci o = 2.5 v i oh 2.5 v 3.3 v typical i output current (ma) o 0 0 50 i ol 100 150 o = 25 c temperature o
26 altera corporation max 3000a programmable logic device family data sheet timing model max 3000a device timing can be analyz ed with the altera software, with a variety of popular industry?sta ndard eda simulators and timing analyzers, or with the timing model shown in figure 10 . max 3000a devices have predictable internal de lays that enable the designer to determine the worst?case timing of any design. the so ftware provides timing simulation, point?to?point dela y prediction, and detailed timing analysis for device?wide performance evaluation. figure 10. max 3000a timing model the timing characteristic s of any signal path can be derived from the timing model and parameters of a pa rticular device. external timing parameters, which represen t pin?to?pin timing dela ys, can be calculated as the sum of internal parameters. figure 11 shows the timing relationship between internal and external delay parameters. logic array delay t lad output delay t od3 t od2 t od1 t xz z t x1 t zx2 t zx3 input delay t in register delay t su t h t pre t clr t rd t comb pia delay t pia shared expander delay t sexp register control delay t lac t ic t en i/o delay t io global control delay t glob internal output enable delay t ioe parallel expander delay t pexp
altera corporation 27 max 3000a programmable logic device family data sheet figure 11. max 3000a switching waveforms combinatorial mode input pin i/o pin pia delay shared expander delay logic array input parallel expander delay logic array output output pin t in t lac , t lad t pia t od t pexp t io t sexp t comb global clock mode global clock pin global clock at register data or enable (logic array output) t f t ch t cl t r t in t glob t su t h array clock mode input or i/o pin clock into pia clock into logic array clock at register data from logic array register to pia to logic array register output to pin t f t r t ach t acl t su t in t io t rd t pia t clr , t pre t h t pia t ic t pia t od t od t r & t f < 2 ns. inputs are driven at 3 v for a logic high and 0 v for a logic low. all timing characteristics are measured at 1.5 v.
28 altera corporation max 3000a programmable logic device family data sheet tables 16 through 23 show epm3032a, epm3064a, EPM3128A, epm3256a, and epm3512a timing information. table 16. epm3032a external timing parameters note (1) symbol parameter conditions speed grade unit ?4 ?7 ?10 min max min max min max t pd1 input to non registered output c1 = 35 pf (2) 4.5 7.5 10 ns t pd2 i/o input to non registered output c1 = 35 pf (2) 4.5 7.5 10 ns t su global clock setup time (2) 2.9 4.7 6.3 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 3.0 1.0 5.0 1.0 6.7 ns t ch global clock high time 2.0 3.0 4.0 ns t cl global clock low time 2.0 3.0 4.0 ns t asu array clock setup time (2) 1.6 2.5 3.6 ns t ah array clock hold time (2) 0.3 0.5 0.5 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 4.3 1.0 7.2 1.0 9.4 ns t ach array clock high time 2.0 3.0 4.0 ns t acl array clock low time 2.0 3.0 4.0 ns t cppw minimum pulse width for clear and preset (3) 2.0 3.0 4.0 ns t cnt minimum global clock period (2) 4.4 7.2 9.7 ns f cnt maximum internal global clock frequency (2) , (4) 227.3 138.9 103.1 mhz t acnt minimum array clock period (2) 4.4 7.2 9.7 ns f acnt maximum internal array clock frequency (2) , (4) 227.3 138.9 103.1 mhz
altera corporation 29 max 3000a programmable logic device family data sheet table 17. epm3032a internal timing parameters (part 1 of 2) note (1) symbol parameter conditions speed grade unit ?4 ?7 ?10 min max min max min max t in input pad and buffer delay 0.7 1.2 1.5 ns t io i/o input pad and buffer delay 0.7 1.2 1.5 ns t sexp shared expander delay 1.9 3.1 4.0 ns t pexp parallel expander delay 0.5 0.8 1.0 ns t lad logic array delay 1.5 2.5 3.3 ns t lac logic control array delay 0.6 1.0 1.2 ns t ioe internal output enable delay 0.0 0.0 0.0 ns t od1 output buffer and pad delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.8 1.3 1.8 ns t od2 output buffer and pad delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 1.3 1.8 2.3 ns t od3 output buffer and pad delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.8 6.3 6.8 ns t zx1 output buffer enable delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 4.0 4.0 5.0 ns t zx2 output buffer enable delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 4.5 4.5 5.5 ns t zx3 output buffer enable delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 9.0 9.0 10.0 ns t xz output buffer disable delay c1 = 5 pf 4.0 4.0 5.0 ns t su register setup time 1.3 2.0 2.8 ns t h register hold time 0.6 1.0 1.3 ns t rd register delay 0.7 1.2 1.5 ns t comb combinatorial delay 0.6 1.0 1.3 ns t ic array clock delay 1.2 2.0 2.5 ns t en register enable time 0.6 1.0 1.2 ns t glob global control delay 0.8 1.3 1.9 ns t pre register preset time 1.2 1.9 2.6 ns t clr register clear time 1.2 1.9 2.6 ns
30 altera corporation max 3000a programmable logic device family data sheet t pia pia delay (2) 0.9 1.5 2.1 ns t lpa low?ower adder (5) 2.5 4.0 5.0 ns table 18. epm3064a external timing parameters note (1) symbol parameter conditions speed grade unit ?4 ?7 ?10 min max min max min max t pd1 input to nonregistered output c1 = 35 pf (2) 4.5 7.5 10.0 ns t pd2 i/o input to non?egistered output c1 = 35 pf (2) 4.5 7.5 10.0 ns t su global clock setup time (2) 2.8 4.7 6.2 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 3.1 1.0 5.1 1.0 7.0 ns t ch global clock high time 2.0 3.0 4.0 ns t cl global clock low time 2.0 3.0 4.0 ns t asu array clock setup time (2) 1.6 2.6 3.6 ns t ah array clock hold time (2) 0.3 0.4 0.6 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.04.31.07.21.09.6 ns t ach array clock high time 2.0 3.0 4.0 ns t acl array clock low time 2.0 3.0 4.0 ns t cppw minimum pulse width for clear and preset (3) 2.0 3.0 4.0 ns t cnt minimum global clock period (2) 4.5 7.4 10.0 ns f cnt maximum internal global clock frequency (2) , (4) 222.2 135.1 100.0 mhz t acnt minimum array clock period (2) 4.5 7.4 10.0 ns f acnt maximum internal array clock frequency (2) , (4) 222.2 135.1 100.0 mhz table 17. epm3032a internal timing parameters (part 2 of 2) note (1) symbol parameter conditions speed grade unit ?4 ?7 ?10 min max min max min max
altera corporation 31 max 3000a programmable logic device family data sheet table 19. epm3064a inter nal timing parameters (part 1 of 2) note (1) symbol parameter conditions speed grade unit ?4 ?7 ?10 min max min max min max t in input pad and buffer delay 0.6 1.1 1.4 ns t io i/o input pad and buffer delay 0.6 1.1 1.4 ns t sexp shared expander delay 1.8 3.0 3.9 ns t pexp parallel expander delay 0.4 0.7 0.9 ns t lad logic array delay 1.5 2.5 3.2 ns t lac logic control array delay 0.6 1.0 1.2 ns t ioe internal output enable delay 0.0 0.0 0.0 ns t od1 output buffer and pad delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.8 1.3 1.8 ns t od2 output buffer and pad delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 1.3 1.8 2.3 ns t od3 output buffer and pad delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.8 6.3 6.8 ns t zx1 output buffer enable delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 4.0 4.0 5.0 ns t zx2 output buffer enable delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 4.5 4.5 5.5 ns t zx3 output buffer enable delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 9.0 9.0 10.0 ns t xz output buffer disable delay c1 = 5 pf 4.0 4.0 5.0 ns t su register setup time 1.3 2.0 2.9 ns t h register hold time 0.6 1.0 1.3 ns t rd register delay 0.7 1.2 1.6 ns t comb combinatorial delay 0.6 0.9 1.3 ns t ic array clock delay 1.2 1.9 2.5 ns t en register enable time 0.6 1.0 1.2 ns t glob global control delay 1.0 1.5 2.2 ns t pre register preset time 1.3 2.1 2.9 ns
32 altera corporation max 3000a programmable logic device family data sheet t clr register clear time 1.3 2.1 2.9 ns t pia pia delay (2) 1.0 1.7 2.3 ns t lpa low?ower adder (5) 3.5 4.0 5.0 ns table 20. EPM3128A external timing parameters note (1) symbol parameter conditions speed grade unit ?5 ?7 ?10 min max min max min max t pd1 input to non registered output c1 = 35 pf (2) 5.0 7.5 10 ns t pd2 i/o input to non registered output c1 = 35 pf (2) 5.0 7.5 10 ns t su global clock setup time (2) 3.3 4.9 6.6 ns t h global clock hold time (2) 0.0 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 3.4 1.0 5.0 1.0 6.6 ns t ch global clock high time 2.0 3.0 4.0 ns t cl global clock low time 2.0 3.0 4.0 ns t asu array clock setup time (2) 1.8 2.8 3.8 ns t ah array clock hold time (2) 0.2 0.3 0.4 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 4.9 1.0 7.1 1.0 9.4 ns t ach array clock high time 2.0 3.0 4.0 ns t acl array clock low time 2.0 3.0 4.0 ns t cppw minimum pulse width for clear and preset (3) 2.0 3.0 4.0 ns t cnt minimum global clock period (2) 5.2 7.7 10.2 ns f cnt maximum internal global clock frequency (2) , (4) 192.3 129.9 98.0 mhz t acnt minimum array clock period (2) 5.2 7.7 10.2 ns table 19. epm3064a internal timing parameters (part 2 of 2) note (1) symbol parameter conditions speed grade unit ?4 ?7 ?10 min max min max min max
altera corporation 33 max 3000a programmable logic device family data sheet f acnt maximum internal array clock frequency (2) , (4) 192.3 129.9 98.0 mhz table 21. EPM3128A inter nal timing parameters (part 1 of 2) note (1) symbol parameter conditions speed grade unit ?5 ?7 ?10 min max min max min max t in input pad and buffer delay 0.7 1.0 1.4 ns t io i/o input pad and buffer delay 0.7 1.0 1.4 ns t sexp shared expander delay 2.0 2.9 3.8 ns t pexp parallel expander delay 0.4 0.7 0.9 ns t lad logic array delay 1.6 2.4 3.1 ns t lac logic control array delay 0.7 1.0 1.3 ns t ioe internal output enable delay 0.0 0.0 0.0 ns t od1 output buffer and pad delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 0.8 1.2 1.6 ns t od2 output buffer and pad delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 1.3 1.7 2.1 ns t od3 output buffer and pad delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 5.8 6.2 6.6 ns t zx1 output buffer enable delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 4.0 4.0 5.0 ns t zx2 output buffer enable delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 4.5 4.5 5.5 ns t zx3 output buffer enable delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 9.0 9.0 10.0 ns t xz output buffer disable delay c1 = 5 pf 4.0 4.0 5.0 ns table 20. EPM3128A external timing parameters note (1) symbol parameter conditions speed grade unit ?5 ?7 ?10 min max min max min max
34 altera corporation max 3000a programmable logic device family data sheet t su register setup time 1.4 2.1 2.9 ns t h register hold time 0.6 1.0 1.3 ns t rd register delay 0.8 1.2 1.6 ns t comb combinatorial delay 0.5 0.9 1.3 ns t ic array clock delay 1.2 1.7 2.2 ns t en register enable time 0.7 1.0 1.3 ns t glob global control delay 1.1 1.6 2.0 ns t pre register preset time 1.4 2.0 2.7 ns t clr register clear time 1.4 2.0 2.7 ns t pia pia delay (2) 1.4 2.0 2.6 ns t lpa low?ower adder (5) 4.0 4.0 5.0 ns table 22. epm3256a external timing parameters note (1) symbol parameter conditions speed grade unit ?7 ?10 min max min max t pd1 input to nonregistered output c1 = 35 pf (2) 7.5 10 ns t pd2 i/o input to non?egistered output c1 = 35 pf (2) 7.5 10 ns t su global clock setup time (2) 5.2 6.9 ns t h global clock hold time (2) 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 4.8 1.0 6.4 ns t ch global clock high time 3.0 4.0 ns t cl global clock low time 3.0 4.0 ns t asu array clock setup time (2) 2.7 3.6 ns t ah array clock hold time (2) 0.3 0.5 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 7.3 1.0 9.7 ns t ach array clock high time 3.0 4.0 ns t acl array clock low time 3.0 4.0 ns t cppw minimum pulse width for clear and preset (3) 3.0 4.0 ns table 21. EPM3128A internal timing parameters (part 2 of 2) note (1) symbol parameter conditions speed grade unit ?5 ?7 ?10 min max min max min max
altera corporation 35 max 3000a programmable logic device family data sheet t cnt minimum global clock period (2) 7.9 10.5 ns f cnt maximum internal global clock frequency (2) , (4) 126.6 95.2 mhz t acnt minimum array clock period (2) 7.9 10.5 ns f acnt maximum internal array clock frequency (2) , (4) 126.6 95.2 mhz table 23. epm3256a inter nal timing parameters (part 1 of 2) note (1) symbol parameter conditions speed grade unit ?7 ?10 min max min max t in input pad and buffer delay 0.9 1.2 ns t io i/o input pad and buffer delay 0.9 1.2 ns t sexp shared expander delay 2.8 3.7 ns t pexp parallel expander delay 0.5 0.6 ns t lad logic array delay 2.2 2.8 ns t lac logic control array delay 1.0 1.3 ns t ioe internal output enable delay 0.0 0.0 ns t od1 output buffer and pad delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 1.2 1.6 ns t od2 output buffer and pad delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 1.7 2.1 ns t od3 output buffer and pad delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 6.2 6.6 ns t zx1 output buffer enable delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 4.0 5.0 ns t zx2 output buffer enable delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 4.5 5.5 ns table 22. epm3256a external timing parameters note (1) symbol parameter conditions speed grade unit ?7 ?10 min max min max
36 altera corporation max 3000a programmable logic device family data sheet t zx3 output buffer enable delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 9.0 10.0 ns t xz output buffer disable delay c1 = 5 pf 4.0 5.0 ns t su register setup time 2.1 2.9 ns t h register hold time 0.9 1.2 ns t rd register delay 1.2 1.6 ns t comb combinatorial delay 0.8 1.2 ns t ic array clock delay 1.6 2.1 ns t en register enable time 1.0 1.3 ns t glob global control delay 1.5 2.0 ns t pre register preset time 2.3 3.0 ns t clr register clear time 2.3 3.0 ns t pia pia delay (2) 2.4 3.2 ns t lpa low?ower adder (5) 4.0 5.0 ns table 24. epm3512a external timing parameters note (1) symbol parameter conditions speed grade unit -7 -10 min max min max t pd1 input to non-registered output c1 = 35 pf (2) 7.5 10.0 ns t pd2 i/o input to non-registered output c1 = 35 pf (2) 7.5 10.0 ns t su global clock setup time (2) 5.6 7.6 ns t h global clock hold time (2) 0.0 0.0 ns t fsu global clock setup time of fast input 3.0 3.0 ns t fh global clock hold time of fast input 0.0 0.0 ns t co1 global clock to output delay c1 = 35 pf 1.0 4.7 1.0 6.3 ns t ch global clock high time 3.0 4.0 ns t cl global clock low time 3.0 4.0 ns t asu array clock setup time (2) 2.5 3.5 ns table 23. epm3256a internal timing parameters (part 2 of 2) note (1) symbol parameter conditions speed grade unit ?7 ?10 min max min max
altera corporation 37 max 3000a programmable logic device family data sheet t ah array clock hold time (2) 0.2 0.3 ns t aco1 array clock to output delay c1 = 35 pf (2) 1.0 7.8 1.0 10.4 ns t ach array clock high time 3.0 4.0 ns t acl array clock low time 3.0 4.0 ns t cppw minimum pulse width for clear and preset (3) 3.0 4.0 ns t cnt minimum global clock period (2) 8.6 11.5 ns f cnt maximum internal global clock frequency (2) , (4) 116.3 87.0 mhz t acnt minimum array clock period (2) 8.6 11.5 ns f acnt maximum internal array clock frequency (2) , (4) 116.3 87.0 mhz table 25. epm3512a inter nal timing parameters (part 1 of 2) note (1) symbol parameter conditions speed grade unit -7 -10 min max min max t in input pad and buffer delay 0.7 0.9 ns t io i/o input pad and buffer delay 0.7 0.9 ns t fin fast input delay 3.1 3.6 ns t sexp shared expander delay 2.7 3.5 ns t pexp parallel expander delay 0.4 0.5 ns t lad logic array delay 2.2 2.8 ns t lac logic control array delay 1.0 1.3 ns t ioe internal output enable delay 0.0 0.0 ns t od1 output buffer and pad delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 1.0 1.5 ns t od2 output buffer and pad delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 1.5 2.0 ns table 24. epm3512a external timing parameters note (1) symbol parameter conditions speed grade unit -7 -10 min max min max
38 altera corporation max 3000a programmable logic device family data sheet notes to tables: (1) these values are specified under the reco mmended operating cond itions, as shown in table 13 on page 23 . see figure 11 on page 27 for more information on switching waveforms. (2) these values are specified for a pia fan?out of one lab (16 macrocells). for each additional lab fan?out in these devices, add an additional 0.1 ns to the pia timing value. (3) this minimum pulse width for preset and clear app lies for both global clear and array controls. the t lpa parameter must be added to this minimum width if the clear or reset sign al incorporates the t lad parameter into the signal path. (4) these parameters are measured with a 16?bit loadable , enabled, up/down counter programmed into each lab. (5) the t lpa parameter must be added to the t lad , t lac , t ic , t en , t sexp , t acl , and t cppw parameters for macrocells running in low?power mode. t od3 output buffer and pad delay, slow slew rate = on v ccio = 2.5 v or 3.3 v c1 = 35 pf 6.0 6.5 ns t zx1 output buffer enable delay, slow slew rate = off v ccio = 3.3 v c1 = 35 pf 4.0 5.0 ns t zx2 output buffer enable delay, slow slew rate = off v ccio = 2.5 v c1 = 35 pf 4.5 5.5 ns t zx3 output buffer enable delay, slow slew rate = on v ccio = 3.3 v c1 = 35 pf 9.0 10.0 ns t xz output buffer disable delay c1 = 5 pf 4.0 5.0 ns t su register setup time 2.1 3.0 ns t h register hold time 0.6 0.8 ns t fsu register setup time of fast input 1.6 1.6 ns t fh register hold time of fast input 1.4 1.4 ns t rd register delay 1.3 1.7 ns t comb combinatorial delay 0.6 0.8 ns t ic array clock delay 1.8 2.3 ns t en register enable time 1.0 1.3 ns t glob global control delay 1.7 2.2 ns t pre register preset time 1.0 1.4 ns t clr register clear time 1.0 1.4 ns t pia pia delay (2) 3.0 4.0 ns t lpa low-power adder (5) 4.5 5.0 ns table 25. epm3512a internal timing parameters (part 2 of 2) note (1) symbol parameter conditions speed grade unit -7 -10 min max min max
altera corporation 39 max 3000a programmable logic device family data sheet power consumption supply power (p) versus frequency ( f max , in mhz) for max 3000a devices is calculated with the following equation: p = p int + p io = i ccint v cc + p io the p io value, which depends on the devi ce output load characteristics and switching frequency, can be calculated using the guidelines given in application note 74 (evaluatin g power for altera devices) . the i ccint value depends on the switching frequency and the application logic. the i ccint value is calculated with the following equation: i ccint = (a mc ton ) + [b (mc dev ? mc ton )] + (c mc used f max tog lc ) the parameters in the i ccint equation are: mc ton = number of macrocells with the turbo bit tm option turned on, as reported in the quar tus ii or max+plus ii report file ( .rpt ) mc dev = number of macrocells in the device mc used = total number of macrocells in the design, as reported in the rpt file f max = highest clock frequency to the device tog lc = average percentage of logic cells toggling at each clock (typically 12.5 % ) a, b, c = constants (shown in table 26 ) the i ccint calculation provides an i cc estimate based on typical conditions using a pattern of a 16?bit, loadable, enabled, up/down counter in each lab with no output load. actual i cc should be verified during operation because this meas urement is sensitive to the actual pattern in the device and the en vironmental operating conditions. figures 12 and 13 show the typical supply cu rrent versus frequency for max 3000a devices. table 26. max 3000a i cc equation constants device abc epm3032a 0.71 0.30 0.014 epm3064a 0.71 0.30 0.014 EPM3128A 0.71 0.30 0.014 epm3256a 0.71 0.30 0.014 epm3512a 0.71 0.30 0.014
40 altera corporation max 3000a programmable logic device family data sheet figure 12. i cc vs. frequency for max 3000a devices v cc = 3.3 v room temperature 0 frequency (mhz) high speed low power 50 100 1 5 0 200 192.3 mhz 108.7 mhz 250 EPM3128A epm3032a v cc = 3.3 v room temperature frequency (mhz) 30 40 60 70 80 v cc = 3.3 v room temperature 0 frequency (mhz) high speed low power 50 100 1 5 0 200 222.2 mhz 125.0 mhz 250 0 50 100 1 5 0 200 250 epm3064a 10 50 20 10 15 25 30 35 40 high speed low power 227.3 mhz 144.9 mhz 20 5 typical i active (ma) cc typical i active (ma) cc typical i active (ma) cc 60 80 120 140 160 20 100 40
altera corporation 41 max 3000a programmable logic device family data sheet figure 13. i cc vs. frequency for max 3000a devices epm3256a v cc = 3.3 v room temperature frequency (mhz) low power 172.4 mhz 102.0 mhz 50 100 150 200 250 300 high speed 0 50 100 1 5 0 200 typical i active (ma) cc epm3512a v cc = 3.3 v room temperature frequency (mhz) low power 116.3 mhz 76.3 mhz 100 200 300 400 500 600 0 20 40 80 100 typical i active (ma) cc high speed 60 120 140
42 altera corporation max 3000a programmable logic device family data sheet device pin?outs see the altera web site ( http://www.altera.com ) or the altera digital library for pin?out information. figures 14 through 18 show the package pin?out diagrams for max 3000a devices. figure 14. 44?pin plcc/tqfp package pin?out diagram package outlines not drawn to scale. 44-pin plcc i/o i/o i/o vcc input/oe2/gclk2 input/gclrn input/oe1 input/gclk1 gnd i/o i/o i/o i/o/tdo i/o gnd vcc i/o i/o i/o/tck i/o gnd i/o i/o i/o i/o i/o gnd vcc i/o i/o i/o i/o i/o 6 5 4 3 2 1 44 43 42 41 40 18 19 20 21 22 23 24 25 26 27 28 7 8 9 10 11 12 13 14 15 16 17 39 38 37 36 35 34 33 32 31 30 29 epm3032a epm3064a i/o/tdi i/o i/o gnd i/o i/o i/o/tms i/o vcc i/o gnd 44-pin tqfp pin 12 pin 23 pin 34 pin 1 i/o i/o i/o vcc input/oe2/gclk2 input/gclrn input/oe1 input/gclk1 gnd i/o i/o i/o i/o/tdo i/o gnd vcc i/o i/o i/o/tck i/o gnd i/o i/o i/o i/o i/o gnd vcc i/o i/o i/o i/o i/o i/o/tdi i/o i/o gnd i/o i/o i/o/tms i/o vcc i/o gnd epm3032a epm3064a
altera corporation 43 max 3000a programmable logic device family data sheet figure 15. 100?pin tqfp package pin?out diagram package outline not drawn to scale. figure 16. 144?pin tqfp package pin?out diagram package outline not drawn to scale . pin 1 pin 26 pin 76 pin 51 epm3064a EPM3128A indicates location of pin 1 pin 1 pin 109 pin 73 pin 37 EPM3128A epm3256a
44 altera corporation max 3000a programmable logic device family data sheet figure 17. 208?pin pqfp package pin?out diagram package outline no t drawn to scale . pin 1 pin 157 pin 105 pin 53 epm3256a epm3512a
altera corporation 45 max 3000a programmable logic device family data sheet figure 18. 256-pin fineline bga package pin-out diagram package outline not drawn to scale . revision history the information contained in the max 3000a programmable logic device data sheet version 3.5 supersedes information published in previous versions. the following changes were made in the max 3000a programmable logic device data sheet version 3.5: version 3.5 the following changes were made in the max 3000a progra mmable logic device data sheet version 3.5: new paragraph added before ?expander product terms? . version 3.4 the following changes were made in the max 3000a progra mmable logic device data sheet version 3.4: updated table 1 . indicates location of ball a1 a1 ball pad corner g f e d c b a h j k l m n p r t 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 epm3512a
copyright ? 2006 altera corporation. all rights reserv ed. altera, the programmable solutions company, the stylized altera logo, specific device designations , and all other words and lo gos that are identified as trademarks and/or se rvice marks are, unless noted otherwise, the trademarks and service marks of altera corporation in the u.s. and other countries. all other product or service names are the property of their respective holders. altera products are protected un der numerous u.s. and foreign patents and pending applications, maskwork rights, and copyrights. altera warrants performance of its semiconductor products to current specifications in accord ance with altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. altera assumes no responsibility or liability arising out of the appli cation or use of any information, product, or service described herein except as expressly agreed to in writing by altera corporation. altera customers are advised to obtain the la test version of device specifications before relying on any published information and befo re placing orders for products or services 101 innovation drive san jose, ca 95134 (408) 544-7000 http://www.altera.com applications hotline: (800) 800-epld customer marketing: (408) 544-7104 literature services: lit_req@altera.com max 3000a programmable logic device family data sheet 46 altera corporation version 3.3 the following changes were made in the max 3000a programmable logic device data sheet version 3.3: updated tables 3 , 13 , and 26 . added tables 4 through 6 . updated figures 12 and 13 . added ?programming sequence? on page 14 and ?programming times? on page 14 version 3.2 the following change were made in the max 3000a progra mmable logic device data sheet version 3.2: updated the epm3512 i cc versus frequency graph in figure 13 . version 3.1 the following changes were made in the max 3000a programmable logic device data sheet version 3.1: updated timing information in table 1 for the epm3256a device. updated note (10) of table 15 . version 3.0 the following changes were made in the max 3000a programmable logic device data sheet version 3.0: added epm3512a device. updated tables 2 and 3 .

▲Up To Search▲

Price & Availability of EPM3128A

	To Download EPM3128A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .